This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/079,336	02/19/2002	Vladislav Vashchenko	P05143	7946
75	03/02/2004		EXAM	INER
Jurgen K. Vollrath			BENENSON, BORIS	
Vollrath & Asso 1222 Settle Ave			ART UNIT	PAPER NUMBER
San Jose, CA 95125			2836	

DATE MAILED: 03/02/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

			(d' ^				
7.	Application No.	Applicant(s)					
	10/079,336	VASHCHENKO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Boris Benenson	2836					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence add	dress				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a reply be to by within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS fro be, cause the application to become ABANDON	imely filed ays will be considered timely in the mailing date of this co IED (35 U.S.C. § 133).					
1) Responsive to communication(s) filed on <u>02/1</u>	<u>9/2002</u> .						
2a) ☐ This action is FINAL . 2b) ☒ This	action is non-final.						
Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
 4a) Of the above claim(s) 1-10 is/are withdrawn 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) 11-19 is/are rejected. 7) ☐ Claim(s) is/are objected to. 	☑ Claim(s) 11-19 is/are rejected.						
Application Papers							
9) The specification is objected to by the Examine 10) The drawing(s) filed on 19 February 2002 is/ar Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document 3. Acknowledgment is made of a claim for domest since a specific reference was included in the fir 37 CFR 1.78. a) The translation of the foreign language pro 14) Acknowledgment is made of a claim for domest	e: a) accepted or b) object drawing(s) be held in abeyance. So tion is required if the drawing(s) is obtained. Note the attached Officen priority under 35 U.S.C. § 1196 as have been received. Its have been received in Application documents have been received (PCT Rule 17.2(a)). of the certified copies not received priority under 35 U.S.C. § 1196 as sentence of the specification of th	ee 37 CFR 1.85(a). bjected to. See 37 CF e Action or form PT (a)-(d) or (f). tion No ved in this National seceived.	FR 1.121(d). FO-152. Stage application) Data Sheet.				
reference was included in the first sentence of the Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	ne specification or in an Applicat 4) Interview Summar 5) Notice of Informal	ion Data Sheet. 37 (ry (PTO-413) Paper No(s	CFR 1.78.				
			•				

Art Unit: 2836

Election/Restrictions

DETAILED ACTION

Election/Restrictions

- 1. Restriction to one of the following inventions is required under 35 U.S.C. 121:
 - I. Claim 1-10, drawn to semiconductor structure, classified in class 257.
 - II. Claims 11-19, drawn to ESD protection circuit, classified in class 361, subclass 113.

The inventions are distinct, each from the other because of the following reasons:

2. Inventions I and II are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because ESD circuitry does not require specifics of claimed diode. The subcombination has separate utility such as a diode structure

Art Unit: 2836

that provides more then one current path between an anode and a cathode and can be used in different applications.

- 3. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
- 4. During a telephone conversation with Jurgen Vollrath (49098) on 1/23/2004 a provisional election was made without traverse to prosecute the invention of an ESD protection circuitry and an ESD protection method, claims 11-19.

 Affirmation of this election must be made by applicant in replying to this Office action. Claims 1-10 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2836

Claim 11-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art in view of Kim (5,859,758) and Lee (5,565,790). Applicants describe in Background of the Invention section of the Specification typical circuit wherein low resistive power supply rails (VDD, VSS) are provided and pad (Fig.1, Pos.10) connected by means of p-well diode (12) to VDD bus and by means of n-well diode (14) to VSS bus. A protected circuit (16) is protected by an ESD clamp (18) connected between VDD and VSS. Prior Art does not teach using a semiconductor structure wherein a first anode/cathode contact is an input to the structure and a second contact to a region of the same polarity as the first contact is an output from the structure and the first contact is separated from the second contact by a well region to provide a voltage drop between the contacts under ESD current pulse conditions that reducing the voltage to which a protected circuit is exposed.

Kim (5,859,758) teaches an Electro Static Discharge

Protection Circuit, that include a primary ESD protection

(Fig.3a, Pos. 31-32) and a secondary ESD protection (33-36),

wherein a first anode/cathode contact (Node A) is an input to

the structure and a second contact to a region of the same

polarity as the first contact (Point between anode of diode 33

and cathode of diode 35) is an output from the structure. The

Art Unit: 2836

primary ESD protection is providing a primary path for ESD current, if voltage become higher or equal to Vdd + Von or lower or equal Vss - Von. The secondary ESD protection is providing a secondary path for ESD current, if voltage become higher or equal to Vdd + Von or lower or equal Vss - Von. If applied static electricity is excessive, the current flowing through the primary path is increased. Thus, the potential of the node A becomes higher and a leakage proportional to the potential at the node A flows through the secondary path. It protects diodes of the primary path from being destroyed by excessive static electricity. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Applicant's Admitted Prior Art with teachings of Kim and include a secondary path, because it protects diodes of the primary path from being destroyed by excessive static electricity. Lee (5,565,790) teaches an ESD protection circuit, wherein resistor (Fig.1, Pos.28) is installed between a primary device (15) and a secondary device (20). That resistor provides a voltage drop between an input pad and protected circuitry and limits a current flowing through protected circuitry. "The drain diffusion (17) of the field transistor (where the pad is connected and where an ESD voltage appears initially) and the drain diffusion (19) of the triggering transistor are spaced

Application/Control Number: 10/079,336

Art Unit: 2836

apart and the intervening region of the n-well forms a resistor (28)" (Col. 3, Lines 18-22). It would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify previously modified Prior Art and install a resistor between anodes/cathodes of the primary and the secondary protection circuits, because it will protect internal circuitry from exposure to maximum voltage of ESD spike even before the secondary circuit diverts such spike to a power rail.

Referring to Claims 15 and 17, each bipolar junction transistor of a structure on Figure 11 is connected as two diodes, wherein a base of each transistor is equivalent of the diode's cathode and emitter/collector are equivalent of an anode of the diode.

Contact information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Boris Benenson whose telephone number is (571) 272-2048. The examiner can normally be reached on M-F (8:20-6:00) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571) 272-2058 or (571) 272-2836. The fax phone

Art Unit: 2836

number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Boris Benenson Examiner Art Unit 2836

B.B.

1/29/2004

BRIAN SIRCUS SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800